[{"data": {"name": "Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits", "@type": "ScholarlyArticle", "genre": "journal-article", "author": [{"name": "P. Rosinger", "@type": "Person"}, {"name": "B.M. Al-Hashimi", "@type": "Person"}, {"name": "K. Chakrabarty", "@type": "Person"}], "@context": "http://schema.org/", "encoding": [{"@type": "MediaObject", "contentUrl": "http://eprints.ecs.soton.ac.uk/11582/1/main.pdf", "encodingFormat": "application/pdf"}, {"@type": "MediaObject", "contentUrl": "https://eprints.soton.ac.uk/261582/1/main.pdf", "encodingFormat": "application/pdf"}], "publisher": {"name": "Institute of Electrical and Electronics Engineers (IEEE)", "@type": "Organization"}, "identifier": [{"@type": "PropertyValue", "value": "10.1109/tcad.2006.873898", "propertyID": "DOI"}, {"@type": "PropertyValue", "value": "CCLqQpZFYeR9c-CTLvBsWd2UwMT-CDry4nk4SvsQx-CRrcak9f8x5un", "propertyID": "ISCC"}], "datePublished": "2006-11-01"}, "schema": "schema.org", "mediatype": "application/ld+json"}]